AR Datasheet PDF Download – ROCm Single-Chip MAC/BB/Radio, AR data sheet. Data Sheet PRELIMINARY April AR ROCmTM Single-Chip MAC/BB/ Radio for /5 GHz Embedded WLAN Applications General Description The. AR datasheet, cross reference, circuit and application notes in pdf format.
|Published (Last):||21 May 2017|
|PDF File Size:||11.7 Mb|
|ePub File Size:||20.89 Mb|
|Price:||Free* [*Free Regsitration Required]|
Building on the advanced performance and features of the AR family, the compact size and low power consumption of this single chip design make it an ideal vehicle for adding WLAN to hand-held and other battery-powered consumer electronic devices. The AR family includes a highly integrated, front-end module Power Amplifier, Low-Noise Amplifier and RF switchenabling low-cost designs with minimal external components.
The RF performance, data throughput, and power consumption further improve upon the performance of the AR family. Advanced architecture and protocol techniques save power during sleep, stand-by and active states. Fast antenna diversity is also supported, allowing optimal antenna selection on a perpacket basis. The AR family supports 2, 3 and 4 wire Bluetooth coexistence protocols with advanced algorithms for predicting channel usage by the co-located Bluetooth transceiver.
A ratasheet of reference clocks are supported which include AR chips li Pr e in m ary th: The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks catasheet the property of their respective holders. Subject to change without notice. Its internal logic and boot code are designed to detect the presence of an external host and to automatically begin communicating with that host.
AR datasheet & applicatoin notes – Datasheet Archive
See the AR block diagram on page 1. Boot code in the ROM first detects the presence of an external host. It then begins communicating with this host. The VMC contains arbiters to serve these three interfaces on a first-come-first-serve basis.
It has AHB interfaces from three Masters: This CPU has four interfaces: Depending upon the address, the AHB data request can go into one of the two slaves: Data requests to the VMC are generally high-speed memory requests, while requests to the APB block are primarily meant for register access. The APB block acts as a decoder. Depending upon the address, the APB request can go to one of the eight places listed below: This is used mainly for register accesses.
Multiple I2C devices with different device addresses are supported by sharing the two-wire bus. Multiple SPI devices are supported by sharing the clock and data signals and using separate software-controlled GPIO pins as chip selects.
It has three interfaces: In addition, software may operate the SI in either polling or interrupt mode. The MBOX is a service module to handle one of two possible external hosts: The AR can handle only one of these hosts at any given time. The type of host the AR uses depends upon the polarity of some package pins upon system power-up.
The MBOX has two interfaces: Each GPIO supports the following configurations via software programming: The DAC has a period of samples with a configurable number of clock cycles per sample. Pr in lim e ary th: After these signals have been de-asserted, The AR waits for the host power enable signal to be asserted by the external host processor. After all clocks are stable and running, the resets to all blocks are 1.
An external NPN transistor can provide higher power drive. Note that the LED connects to the battery voltage. The only resets that stay asserted are given below: See the Host Interface chapter for a table listing interface type options. The host then reads interface registers to determine the type of function that the AR supports. Software configures the AR functions and interfaces.
When the AR is ready to receive commands from the host, it will set the function ready bit. There are four scenarios where the CPU Reset can be asserted: It is also possible to hold the CPU in reset until the host clears an internal register. The host reads the ready bit and can now send function commands to the AR The CPU may continue to be held in reset under some circumstances until its reset is cleared by an external pin or when the host clears a register.
Figure depicts the state transition diagram. The high speed crystal or oscillator is disabled. A ro e nf Co s en id ial t The high speed clock is operational and sent to each block enabled by the clock control register Lower level clock gating is implemented at the block level, including the CPU, which can be gated off using the WAITI instruction while the system is on.
In deep sleep state, all high speed clocks are gated off and the external crystal is powered off. The PLL output is programmable but it will usually run at one of only two frequencies: The SOC clock comes from a clock divider module which divides the base clock by a programmable value.
By default, this value is 8.
Datasheet for Qualcomm Atheros AR6002
Its inputs consist of sleep requests from these modules and its outputs consists of clock enable and power signals which are used to gate the clocks going to these modules. The RTC block also manages resets going to other modules with the device. It is a high-frequency clock sourced from either an external crystal or oscillator source.
It is the input to the RF synthesizer for generating required frequencies for proper An on-chip PLL creates the appropriate clock frequency for a6r002 logic. If an external datasheef is being used, the AR disables the on-chip oscillator driver.
Instead, there is now a ring oscillator which produces a clock that is nominally running at 2 MHz, but this can depending on process and temperature. The AR has an internal calibration module which produces a For this, it uses the highspeed crystal input as the golden clock.
Typically, this crystal input is only available when the system is in the normal operating state and is shut darasheet during network sleep. Hence the calibration module can adjust for process and temperature variations only when the system is in ar60022 normal operating state.
During network sleep, this module ag6002 adjust for variations in the ring-oscillator output. In case the output from the calibration module is not accurate enough, the AR does have the capability to use an external low-speed clock source.
This external clock source can be used as the sleep clock instead of the calibration module output. It can be running at any similar low frequency. The TSF and other low frequency timers need to be dahasheet to match this frequency. The PCM controls all power and isolation control signals for the entire chip.
The switch table see Table contains 10 entries, each 5 bits wide, and is indexed by: This clock is completely independent from those mentioned above and is driven by the external host to communicate with the AR Ar6002 clock drives the interface logic as well as a few registers which can be accessed by the host. For applications where the AR shares an antenna with another wireless chip, ANTD is reserved for controlling the shared antenna datsheet. In normal operation, the polarity of the antenna switch settings dayasheet with the progammable switch table in the baseband.
For low power states, the polarity of the switch settings are shown in Table The least significant bit of the register is ANTA.
Datasheet for Qualcomm Atheros AR
Frame transmission begins with the QCUs, which are responsible for managing the DMA of frame data from the host via the HIU, and for determining when a frame is available for transmission.
Once the DCU gains access to the channel, it passes the frame to the PCU, which manages the final details of sending the frame to the baseband logic. The PCU datashet handles processing responses to the transmitted frame and reporting the daasheet attempt results to the DCU. Frame reception begins in the PCU, which receives the incoming frame bit stream from the baseband logic.
Though not required by the li m Pr e ary in At: Typically, this DCU is the one associated with beacons. Typically, this DCU is the one associated with beacon-gated frames i. Software is responsible for mapping the eight priority levels called for in the The BB needs this fundamental clock together with several divided versions of it.
This is a bit RISC core with a 5-stage pipeline and with bit and bit instruction encoding. In deep sleep mode, the voltage supply to the SOC block, which includes the CPU, can be scaled down to save leakage power. This module can buffer up to 4 write requests. When the XTENSA core makes a read request, all buffered write requests are first completed in order to maintain data integrity. This will gate off all clocks within the CPU core. The core has been configured with several clock datashewt elements which scale down clocks to circuitry that is not changing.
See Figure for details. Virtual and Physical Memory Mapping 1. The first one Int. The others are hardware interrupts for various configurations. Table shows pin settings for mode configuration, sampled during reset. All other interface communication occurs in SDIO function 1 address space. Figure shows the generic SDIO address map.